The schematic above shows the P-FET on the high side of the circuit. The gate is hooked ... This design also uses a clamping diode to keep the gate voltage within a safe range.
The active Miller clamp circuit has a channel resistance of ... achieved by enhancing the optical output of the infrared emitting diode on the input side and optimizing the design of the photo ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback