News
This paper describes a 3nm-FinFET high-density SRAM compiler with an interface dual-rail (IDR) architecture to enable SoC operation down to 380mV, the lowest SR ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback