News

IEEE17h
Verilog-A Modeling of Junction-less MOSFET in Sub- Threshold Regime for Ultra Low-Power Application - IEEE Xplore
A VERILOG A model of Bulk Current of Long- Channel Double-Gate Junctionless MOSFET is presented here. The basic physics of the model is briefly along with a simple flow chart. Proposed model data has ...
IEEE1d
Automatic Fault Detection in a Class of Wheatstone Bridge-based Transducer using ANNs in Verilog HDL - IEEE Xplore
In this paper, the software implementation of artificial neural networks (ANN s) based automatic faults detection and identification in a class of Wheatstone bridge-based transducers is reported. The ...