Figure 4: Interconnection of on-chip control logic to analyte control valves. To verify gate operation, AND, OR and inverter gates were fabricated (Fig. 5b–d) and tested. The non-inverting AND ...