Note that the CPU 1/2 module has the dirty copy (in M state) of the cache line that the module wants ... not easy to capture all communications involved in a coherence transaction using the block ...