The schematic above shows the P-FET on the high side of the circuit. The gate is hooked ... This design also uses a clamping diode to keep the gate voltage within a safe range.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback